Diyala University
  • Register
  • Login
  • العربیة

DIYALA JOURNAL OF ENGINEERING SCIENCES

  • Home
  • Browse
    • Current Issue
    • By Issue
    • By Subject
    • Keyword Index
    • Author Index
    • Indexing Databases XML
  • Journal Info
    • About Journal
    • Aims and Scope
    • Editorial Board
    • News
  • Guide for Authors
  • Submit Manuscript
  • Contact Us
Advanced Search

Notice

As part of Open Journals’ initiatives, we create website for scholarly open access journals. If you are responsible for this journal and would like to know more about how to use the editorial system, please visit our website at https://ejournalplus.com or
send us an email to info@ejournalplus.com

We will contact you soon

  1. Home
  2. Volume 11, Issue 2
  3. Author

ISSN: 1999-8716

Volume11, Issue2

A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer

    Hussein Shakor Mogheer

DIYALA JOURNAL OF ENGINEERING SCIENCES, 2018, Volume 11, Issue 2, Pages 60-66

  • Show Article
  • Download
  • Cite
  • Statistics
  • Share

Abstract

This research paper deals with design and implementation of low power 8-bit arithmetic logic units. The main part of power consumption is consumed in ALU in any processor. Therefore, reducing power dissipation in ALU should be requiring. The proposed technique disabled one of the main block of ALU using tri-state logic which is not necessary to use, except the required processes. In this work, the suggested design is realized by using ASIC methodologies. In order to implement the arithmetic and logic architectures, 130 nm standard cell libraries are used for ASIC execution. The architecture of the design has been created using Verilog HDL language. In addition, it is simulated using ModelSim-Altera 10.3c (Quartus II 14.1) tools. By using tri-state technique, dynamic power and total power are decreased.
Keywords:
    ALU Tri state logic Dynamic power consumption
  • PDF
  • XML
(2018). A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer. DIYALA JOURNAL OF ENGINEERING SCIENCES, 11(2), 60-66.
Hussein Shakor Mogheer . "A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer". DIYALA JOURNAL OF ENGINEERING SCIENCES, 11, 2, 2018, 60-66.
(2018). 'A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer', DIYALA JOURNAL OF ENGINEERING SCIENCES, 11(2), pp. 60-66.
A New Technology for Reducing Power Consumption in Synchronous Digital Design Using Tri-State Buffer. DIYALA JOURNAL OF ENGINEERING SCIENCES, 2018; 11(2): 60-66.
  • RIS
  • EndNote
  • BibTeX
  • APA
  • MLA
  • Harvard
  • Vancouver
  • Article View: 90
  • PDF Download: 33
  • LinkedIn
  • Twitter
  • Facebook
  • Google
  • Telegram
Journal Information

Publisher: Diyala University

Email:  engineering_college@diyengineering.net

Editor-in-chief: Dr. Amer Mohammed Ibrahim

  • Home
  • Glossary
  • News
  • Aims and Scope
  • Privacy Policy
  • Sitemap
This journal is licensed under a Creative Commons Attribution 4.0 International (CC-BY 4.0)

Powered by eJournalPlus